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Abstract: Two different depleted monolithic CMOS active pixel sensor (DMAPS) prototypes with
a fully synchronous column-drain read-out architecture were designed and tested: LF-Monopix and
TJ-Monopix. These chips are part of a R&D effort towards a suitable implementation of a CMOS
DMAPS for the HL-LHC ATLAS Inner Tracker. LF-Monopix was developed using a 150nm
CMOS process on a highly resistive substrate (>2 kΩ cm), while TJ-Monopix was fabricated using
a modified 180 nm CMOS process with a 1 kΩ cm epi-layer for depletion. The chips differ in their
front-end design, biasing scheme, pixel pitch, dimensions of the collecting electrode relative to the
pixel size (large and small electrode design, respectively) and the placement of read-out electronics
within such electrode.
Both chips were operational after thinning down to 100 µm and additional back-side processing
in LF-Monopix for total bulk depletion. The results in this work include measurements of their
leakage current, noise, threshold dispersion, response to minimum ionizing particles and efficiency
in test beam campaigns. In addition, the outcome frommeasurements after irradiation with neutrons
up to a dose of 1 × 1015 neq/cm2 and its implications for future designs are discussed.
Keywords: Particle detectors, radiation-hard detectors, solid state detectors, particle tracking
detectors.
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1 Introduction
The foreseen high-luminosity upgrade of the ATLAS experiment at the Large Hadron Collider
requires improvements in terms of production costs and radiation hardness of the inner tracker
detector (ITk) systems [1]. The area of the pixel modules will be increased and the instantaneous
luminosity is expected to reach values about ten times its current nominal value. For the ATLAS
ITk, from its outer to innermost layers, these conditions will translate into a particle occupancy from
1 to 30MHz/mm2, non-ionising displacement damage (NIEL) between 1015 and 1016 neq/cm2 and
doses from ionizing radiation (TID) between 80 and 103 Mrad by the end of its lifetime.
Ongoing R&D efforts aim to develop depleted monolithic active pixel detectors (DMAPS) in
commercial CMOS processes that could cope with the operation requirements at the outermost
layer of the ATLAS ITk. In these devices, the possibility to apply large voltages in highly resistive
substrates enables a fast charge collection by drift and improves their radiation hardness. Moreover,
the use of nested wells to place the sensor and read-out electronics in a common silicon bulk is
attractive in terms of yield and tracking capability, as it avoids the hybridization stage and reduces
the material budget.
The Monopix chips are large scale DMAPS prototypes with a fully synchronous column-drain
read-out architecture [2]. The conservative but reliable implementation of such architecture in
these devices was motivated by preliminary simulations and the successful operation of the FE-I3
chip [3] read-out at similar hit rates. In both chips, when a pixel fires upon detection of a particle hit,
the value of a 40 MHz timestamp distributed over the pixel matrix is registered both on the rising
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and falling edge of the comparator output. The difference between these two values represents the
Time-Over-Threshold (ToT) and it can be used for a coarse measurement of the analog response.
The key feature defining the front-end specifications, advantages and limitations of each
Monopix design is the size of the collecting electrode within the pixels. This value influences
each pixel’s detector capacitance, which in turn is proportional to its noise and shaping time degra-
dation. On one side, a large electrode layout demands power as a trade-off for the increase in
detector capacitance but improves field uniformity. On the other, a small electrode design increases
the drift path and trapping probability for charge collection, compromising its radiation-hardness.
TJ- and LF- Monopix have different pixel layouts, front-end implementations and biasing schemes
(labeled as "flavours") which are optimized to compensate the limitations in each approach.
1.1 LF-Monopix
LF-Monopix is the first large scale DMAPS prototype with fully integrated electronics for fast
standalone readout in its pixel units [4]. It was fabricated in a 150 nm CMOS process from
LFoundry on a high-resistivity (> 2 kΩ cm) p-type substrate and its guard ring layout was optimized
to allow bias voltages larger than 250 V for depletion. The radiation hardness of the process after
TID and NIEL damage was demonstrated and optimized in previous prototypes [5, 6].
The chipmatrix consists of an array of 129×36 pixels with an individual pitch of 250 × 50 µm2.
The design of each cell follows a large electrode approach, as depicted in Figure 1: Charge is created
in a depleted p-type substrate and it drifts towards a large n-type collection electrode. The integrated
read-out electronics are located inside the electrode while isolated from it by p-type wells in order
to avoid signal coupling.
Figure 1. Pixel cross-section of LF-Monopix. The depletable volume is delimited by white dashed lines.
The front-end electronics were optimized to cope with a detector capacitance of about 400 fF
and to operate with an average power consumption of ∼ 36 µW/pixel. The design showed noise
levels around 200 e− and a gain of 10 − 12 µV/e− depending on the flavour implementation. The
pixel threshold distribution was tunable via a 4-bit local DAC down to 1400 ± 100 e− before
irradiation and 1700 ± 130 e− after NIEL damage up to 1 × 1015 neq/cm2.
1.2 TJ-Monopix
TJ-Monopix is a DMAPS prototype with pixels using a small electrode for charge collection [7, 8].
The chip was designed in a modified 180nm CMOS sensor process from Towerjazz, where a 1
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kΩ cm epi-layer can be fully depleted through the addition of a low dose n-type implant [9]. The
radiation tolerance of the process was validated through uniform high efficiency measurements on
a test chip after neutron irradiation up to a dose of 1 × 1015 neq/cm2 [10].
Figure 2 illustrates the cross-sections and layouts for two different pixel designs in TJ-Monopix.
Read-out electronics are separated from the collection node and isolated from the depletable volume
through p-type wells. Pixels in the top half of the chip had a considerable fraction of the deep p-well
coverage removed (RDPW) as a test to increase the depleted area and improve the lateral electric
field near the collecting node. The bottom half preserved the whole full deep p-well (FDPW)
coverage below the read-out electronics as a reference to assess the effect of its removal.
TJ-Monopix comprises an array of 224 × 448 pixels with a pitch of 36 × 40 µm2. It uses
a compact low-power front-end (∼ 1 µW/pixel from design) optimized to cope with the timing
requirements of ATLAS. During tests, the chip showed a gain of ∼ 400 µV/e−.
RDPW
FDPW
Figure 2. Pixel cross-sections for the removed deep p-well (RDPW) and full deep p-well (FDPW) layouts
in TJ-Monopix. The depletable volumes are delimited by white dashed lines.
2 Instrumentation and Methods
The chips were wire-bonded to dedicated single chip cards, which in turn were coupled to a General
Purpose Analog Card (GPAC) and Multiple Input/Output (MIO) board. The GPAC provides an
injection pulse generator, plus 12-bit DACs, ADCs, power sources and the possibility to probe
digital and analog signals. The MIO holds a programmable Kintex7 FPGA, connectors for external
triggers and it allows to communicate via Ethernet with a PC.
Samples from both chips were irradiated with neutrons up to different fluences at the nuclear
reactor of the Jozef Stefan Institute in Lubljana. In order to determine their hit detection efficiency
before or after irradiation, both sensors were placed within the path of Minimum Ionizing Particle
(MIP) beams traversing an EUDAQ-type [11] reference telescope array. Two types of beams were
used according to availability within the characterization period: 2.5GeV electrons at the ELSA
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accelerator in Bonn [12] or 180GeV pions in the CERN SPS facility [13]. The minimum spatial
resolution achievable for tracks in the devices under test was limited by the telescope resolution
(∼ 5 µm) and amount of particle scattering, which is inversely related to the beam energy. In
the case of irradiated samples, the chips were placed inside of a sealed styrofoam box capable of
reaching down to −30 ◦C. The analysis of test beam data was carried out using a python-based
analysis framework developed in Bonn and thoroughly tested for this type of telescope [14].
3 Measurements with LF-Monopix
3.1 Leakage and depletion after thinning
LF-Monopix wafers were succesfully thinned down to 200 or 100 µm and back-side processed,
with additional metallization in the 200 µm ones. As the thickness of the substrate is reduced, the
magnitude of the electric field within it is expected to increase. Moreover, previous e-TCT studies
on test structures in LFoundry 150 nm CMOS [15] suggested that wafer thinning and back-side
processing would result in an improvement in charge collection for irradiated thinned samples.
By looking at their I-V curves (as depicted in Figure 3), the breakdown voltage was larger than
260V independent of the sensor thickness or addition of metallization, in agreement with previous
observations for unthinned samples [7, 16].
Figure 3. I-V curves for back-side processed LF-Monopix samples of different thicknesses: 725 µm,
200 µm (with metallization) and 100 µm (without metallization). All measurements at room temperature.
The depletion properties of LF-Monopix were estimated indirectly by looking at the most
probable value (MPV) of the energy deposited byMIPs interacting with the silicon bulk for different
bias voltages. The left side of Figure 4 shows the calibrated MPV of the energy deposited in 5
different pixels by MIPs interacting with a 725 µm thick sample. A fit to these data points resulted
in a measured resistivity of 7.3 kΩ cm, which is larger than previously reported values of 3-5 kΩ cm
(in [17], [18] and [19]) but still in agreement with the claim of a resistivity larger than 2 kΩ cm by
the foundry. The right side of Figure 4 shows a distribution of uncalibrated MPVs measured by all
pixels in a tuned flavour ( ∼ 100 e− threshold dispersion) of a 200 µm thick sample. The saturation
of the measured MPVs for voltages equal or larger than 60V comes into good agreement with the
independent measurement of ∼ 200 µm of silicon depleted for that voltage in the 725µm thick chip.
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Based on that result, 100 µm of silicon would be fully depleted with a voltage ∼ 15V, which in turn
would suggest that the increase in leakage current of the 100 µm thick chip in Figure 3 occurred
when the sensor without metallization was fully depleted.
(a) MPV (in e-) of MIPs in a 725 µm thick chip (b) MPV (in ToT u.) of MIPs in a 200 µm thick chip
Figure 4. Depletion measured through the Most Probable Values of MIPs crossing the substrate of
LF-Monopix.
3.2 In-Pixel efficiency in non-irradiated chips
Mean detection efficiencies for LF-Monopix were already reported for a threshold of 1700 e− [6]:
99.6% before irradiation and 98.9% after neutron irradiation with a fluence of 1 × 1015 neq/cm2.
The response of a non-irradiated chip to a 180GeV pion beam was mapped with sub-pixel spatial
resolution (5 µm) for a closer look into the uniformity of the hit detection efficiency across the pixel
area, as shown in Figure 5. Plot 5(a) illustrates the pixel layout of the mapped region. Plot 5(b)
shows that for an unirradiated chip with high applied bias voltage the detection efficiency is overall
uniform across the pixel surface. Finally, plot 5(c) shows that localized inefficiencies appear only
at the pixel borders when very low bias voltages are applied. These localized losses were also
observed with limited resolution in neutron irradiated samples. In both cases, small charge signals
created near the edges are shared between neighboring pixels and the probability of a collected
signal below threshold -and therefore not registered as a hit- increases.
(a) Pixel layout: Section of a 2x2 pixel array.
(b) In-pixel efficiency at -200 V: 99.7 % (c) In-pixel efficiency at -5 V: 98.8 %
Figure 5. In-pixel efficiency for a non-irradiated LF-Monopix (Threshold: 2700 e−).
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4 Measurements with TJ-Monopix
4.1 Threshold and noise
By means of a scan over injection DAC steps, it was possible to determine the threshold and
equivalent noise charge (ENC) in TJ-Monopix from the mean and standard deviation of the resulting
s-curves, respectively. The threshold and noise distributions for the RDPW region are shown in
Figure 6. The threshold before irradiation had a mean around 350 e− with a dispersion of 35 e−.
This mean increased to 570 e− after NIEL irradiation up to 1×1015neq/cm2 and so did its dispersion
up to 65 e−. The noise of the non-irradiated chip was in the order of 15 e−, with an increase of
10 e− after irradiation. These increments are a consequence of the TID background at the reactor
(∼ 1MRad for the achieved fluence). Both threshold and noise values were independent of the deep
p-well coverage of the chip for the measured implementation.
Figure 6. Threshold (Left) and ENC (Right) distributions in TJ-Monopix before and after neutron irradiation
up to a fluence of 1 × 1015 neq/cm2
4.2 Mean detection efficiency after NIEL irradiation
The mean detection efficiency in TJ-Monopix was calculated out of data obtained at the 2.5GeV
electron beam in ELSA. Efficiencies before and after NIEL irradiation up to 1 × 1015 neq/cm2 are
shown in Figure 7. It was not possible to map the efficiency of the irradiated sample with sub-pixel
resolution due to additional electron scattering in the cooling box. For the non-irradiated chip, the
mean detection efficiency was 97.1% in the RDPW region and 93.7% in the FDPW one. After
irradiation, the mean efficiency dropped by ∼28% in the RDPW part and ∼43% in the FDPW one.
4.3 In-Pixel efficiency in non-irradiated chips
A sub-pixel look into the hit detection efficiency before irradiation showed that the losses in TJ-
Monopix were mainly localized at pixel corners of every double column (As observed in Figure
8(a)). By looking at the pixel layout, it was possible to correlate these inefficient regions to
dense active areas where large decoupling capacitors were placed (As depicted in Figure 8(b)).
Moreover, the comparison between efficiency maps of the RDPW and FDPW sections showed that
the inefficiencies at the pixel corners appeared only in one out of every two pixel rows for the
RDPW layout. Based on these observations, it is suspected that the large active areas affect the
– 6 –
(a) Non-irradiated (b) 1 × 1015 neq/cm2
RDPW: 97.1% | FDPW: 93.7% RDPW: 69.4% | FDPW: 50.7%
Figure 7. Mean detection efficiencies before and after neutron irradiation in TJ-Monopix.
local doping and reduce the -already small- lateral field and charge collection in the corners. The
difference according to pixel layout suggests that the additional lateral field and charge generated
by the removal of coverage compensated the field degradation near the edges.
RDPW
(Mean eff: 97.1%)
FDPW
(Mean eff: 93.7%)
(a) Efficiency maps in an
8×6 pixel array
(b) Correlation to active
regions in a 2×2 pixel layout
Figure 8. In-pixel efficiencies and correlation of corner losses to dense active regions in TJ-Monopix. Top:
Pixels with removed deep p-well coverage. Bottom: Pixels with full deep p-well coverage.
A correlation between deep p-well coverage and efficiency was also reported for a chip with
similar front-end, pixel size and layout in the same CMOS process. 1 Furthermore, complemen-
tary simulations suggest modifications at the pixel edges that might substantially improve charge
collection, which are currently prototyped. 2
1R. Cardella et al., "MALTA: an asynchronous readout CMOS monolithic pixel detector for the ATLAS High-
Luminosity upgrade" at PIXEL2018.
2M. Munker et al., "Simulations of CMOS sensors with a small collection electrode improved for a faster charge-
collection and increased radiation tolerance" at PIXEL2018.
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5 Conclusions and Outlook
A fast synchronous read-out architecture was successfully implemented in two fully monolithic
depleted active pixel sensors in different CMOS processes and large or small electrode design ap-
proaches. Both chips were functional after wafer thinning down to 100 µm and backside processing
in the case of LF-Monopix. Moreover, they also remained operational -when cooled down- after
irradiation with neutrons up to a dose of 1 × 1015 neq/cm2. Representative results reported for both
chips before and after irradiation are summarized in Table 1.
LF-Monopix01 TJ-Monopix01
DMAPS type Large electrode design Small electrode design
(150nm CMOS / LFoundry) (180nm CMOS, mod. / Towerjazz)
Dimensions 1 × 1 cm2 2 × 1 cm2
Pixel size 250 × 50 µm2 40 × 36 µm2
Non-Irradiated 1 × 1015 neq/cm2 Non-Irradiated 1 × 1015 neq/cm2
Signal MPV ∼ 23.3 ke- (@130V) ∼ 4.6 ke- (@130V) ∼ 1.6 ke- ∼ 1.4 ke-
ENC ∼ 200 ± 50 e- ∼ 350 ± 50 e- ∼ 16 ± 2 e- ∼ 23 ± 3 e-
Min. Threshold 1400 ± 100 e- 1700 ± 130 e- 348 ± 33 e- 569 ± 66 e-
Mean effciency 99.6% 98.9% 97.1% 69.4%
Table 1. Summary of representative features measured in LF-Monopix and TJ-Monopix.
The results from measurements with LF-Monopix were overall promising and within expected
values for a large electrode design, even after NIEL damage up to 1 × 1015neq/cm2. At a matrix
level, its performance is already comparable to the FE-I3 chip, though precise timing studies are
still under way for a complete picture. In parallel, there are ongoing studies that expect to optimize
the pixel layout and reduce the unit size in future submissions. By doing so, new prototypes would
benefit from the timing and noise improvements due to a smaller detector capacitance. Further
feedback from the performance of every front-end implementation after TID damage is still needed
to determine the best performing amplifier and discriminator implementations.
In the case of TJ-Monopix, the non-irradiated chip was fully operational and efficient with a
clearly discernible signal. After NIEL damage, the chip remained functional but the degradation in
noise and localized inefficiencies suggest that the current front-end and pixel design require further
optimization. The noise, minimum operational threshold and their dispersion should be reduced
and tuned to enhance the signal-to-noise ratio after irradiation. In addition, a careful placement of
active components and reduced deep p-well coverage would enhance charge collection. There are
ongoing tests of proposed modifications in a small prototype, in order to evaluate whether additional
fixes to the TJ modified process would improve the horizontal field near the pixel edges.
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